




ANDREW B. KAHNG

UC SAN DIEGO



OPENROAD: FOUNDATIONS AND REALIZATION OF OPEN, ACCESSIBLE DESIGN

OPENROAD: NO HUMANS, 24 HOURS

IDEA will create a no-human-in-the-loop hardware compiler for translating source code to layouts of System-On-Chips, System-In-Packages, and Printed Circuit Boards in less than 24 hours

A. Olofsson,
ISPD-2018
keynote

- **Traditional focus: ultimate performance, power, area**
- **Our focus: ultimate ease of use and runtime**
- **Enable access to silicon for all designers**

OPENROAD: NO HUMANS, 24 HOURS + OPEN SOURCE

IDEA will create a no-human-in-the-loop hardware compiler for translating source code to layouts of System-On-Chips, System-In-Packages, and Printed Circuit Boards in less than 24 hours

A. Olofsson,
ISPD-2018
keynote

- **Digital tool flows for chip, package and board**
- **All tools open-source**
 - Seed an ecosystem
 - Bring EDA research closer to industry and designers


OPENROAD TEAM: PI'S AND FACULTY



ANDREW KAHNG*



CHUNG-KUAN
CHENG



LAWRENCE SAUL



MATTEO
COLTELLA*



PAUL PENZES*



SHERIEF REDA*

UC San Diego

Arm Qualcomm Brown U.



DAVID BLAAUW



DENNIS
SYLVESTER*



RONALD
DRESLINSKI



SACHIN
SAPATNEKAR*



CARL SECHEN*




BILL SWARTZ

University of Michigan

U. Minnesota


UT Dallas

INITIAL FOCUS ON DIGITAL IC: “RTL TO GDS”





- **Demonstration: DRC-clean RTL-to-GDS capability: push-button in foundry enablement**
 - Key first step in a 4-year journey
- **Test platform: RISC-V based core from U. Michigan, “VanillaBean”**
 - In SOC tapeouts from 16nm to 180nm
 - 17K standard-cell instances
 - 66K bits of SRAM
- **TSMC 65LP technology**

SYNTHESIS AND FLOORPLANNING




- **Logic synthesis** [Brown U.](#)
 - Based on Yosys+ABC, with many extensions (e.g., for timing correctness)
 - Outputs structural Verilog netlist
- **Floorplanning** [Parallax](#), [UCSD](#), [Arm](#)
 - Verilog to .def initialized floorplan
 - IO placement [UFRGS \(Brazil\)](#)
 - Analytic placement of blocks + cells
 - Macro block packing
 - P/G mesh generation
 - Well tap insertion


FLOORPLANNING OUTPUT



PLACEMENT




- **Placement** **UCSD**
 - Timing-driven
 - Mixed-size (macros + cells)
 - Electrostatics-based analytic approach
 - Sizing and buffering: Resizer **Parallax**
 - Legalization step: OpenDP **POSTECH (Korea)**



PLACEMENT OUTPUT




CLOCK TREE SYNTHESIS




- **Clock Tree Synthesis** [UCSD](#)

- “Generalized H-Tree” approach implemented with Qualcomm guidance
- Dynamic programming for tree topology generation
- Minimum-cost flow for clustering and buffer location
- One-time technology, library characterization step

CLOCK TREE SYNTHESIS OUTPUT



GLOBAL AND DETAILED ROUTING




- **Global Routing** **UT-Dallas**

- Starting point: UT-Austin “BoxRouter 2.0”
- Mathematical programming-based approach
- “Route guide” output as interface to detailed routing

- **Detailed Routing** **UCSD**

- DRC-correct in 65nm commercial foundry enablement
- First-ever in academia

DETAILED ROUTING OUTPUT




VERIFY DRC: 0 VIOLATIONS

```
VERIFY DRC ..... Sub-Area: {254.880 0.000 339.840 80.640} 4 of 65 Thread : 1
VERIFY DRC ..... Sub-Area: {679.680 161.280 764.640 241.920} 35 of 65 Thread : 5
VERIFY DRC ..... Sub-Area: {764.640 0.000 849.600 80.640} 10 of 65 Thread : 6
VERIFY DRC ..... Sub-Area: {84.960 241.920 169.920 322.560} 41 of 65 Thread : 6
VERIFY DRC ..... Sub-Area: {84.960 80.640 169.920 161.280} 15 of 65 Thread : 3
VERIFY DRC ..... Sub-Area: {424.800 0.000 509.760 80.640} 6 of 65 Thread : 2
VERIFY DRC ..... Sub-Area: {594.720 0.000 679.680 80.640} 8 of 65 Thread : 7
VERIFY DRC ..... Sub-Area: {764.640 161.280 849.600 241.920} 36 of 65 Thread : 5
VERIFY DRC ..... Sub-Area: {509.760 241.920 594.720 322.560} 46 of 65 Thread : 4
VERIFY DRC ..... Sub-Area: {169.920 241.920 254.880 322.560} 42 of 65 Thread : 6
VERIFY DRC ..... Sub-Area: {849.600 322.560 934.560 400.000} 63 of 65 Thread : 4
VERIFY DRC ..... Sub-Area: {339.840 241.920 424.800 322.560} 44 of 65 Thread : 0
VERIFY DRC ..... Sub-Area: {934.560 322.560 1019.520 400.000} 64 of 65 Thread : 4
VERIFY DRC ..... Sub-Area: {254.880 80.640 339.840 161.280} 17 of 65 Thread : 1
VERIFY DRC ..... Sub-Area: {1019.520 322.560 1100.000 400.000} 65 of 65 Thread : 1
VERIFY DRC ..... Sub-Area: {84.960 161.280 169.920 241.920} 28 of 65 Thread : 6
VERIFY DRC ..... Sub-Area: {764.640 80.640 849.600 161.280} 23 of 65 Thread : 5
VERIFY DRC ..... Sub-Area: {679.680 322.560 764.640 400.000} 61 of 65 Thread : 3
VERIFY DRC ..... Sub-Area: {424.800 80.640 509.760 161.280} 19 of 65 Thread : 2
VERIFY DRC ..... Sub-Area: {254.880 241.920 339.840 322.560} 43 of 65 Thread : 0
VERIFY DRC ..... Sub-Area: {594.720 80.640 679.680 161.280} 21 of 65 Thread : 7
VERIFY DRC ..... Sub-Area: {764.640 241.920 849.600 322.560} 49 of 65 Thread : 5
VERIFY DRC ..... Sub-Area: {764.640 322.560 849.600 400.000} 62 of 65 Thread : 5
VERIFY DRC ..... Sub-Area: {424.800 241.920 509.760 322.560} 45 of 65 Thread : 4
VERIFY DRC ..... Sub-Area: {169.920 80.640 254.880 161.280} 16 of 65 Thread : 6
VERIFY DRC ..... Sub-Area: {254.880 322.560 339.840 400.000} 56 of 65 Thread : 0
VERIFY DRC ..... Sub-Area: {339.840 80.640 424.800 161.280} 18 of 65 Thread : 2
VERIFY DRC ..... Sub-Area: {509.760 80.640 594.720 161.280} 20 of 65 Thread : 7
VERIFY DRC ..... Sub-Area: {594.720 241.920 679.680 322.560} 47 of 65 Thread : 3
VERIFY DRC ..... Sub-Area: {679.680 80.640 764.640 161.280} 22 of 65 Thread : 1
VERIFY DRC ..... Sub-Area: {424.800 322.560 509.760 400.000} 58 of 65 Thread : 4
VERIFY DRC ..... Sub-Area: {254.880 161.280 339.840 241.920} 30 of 65 Thread : 2
VERIFY DRC ..... Sub-Area: {424.800 161.280 509.760 241.920} 32 of 65 Thread : 7
VERIFY DRC ..... Sub-Area: {679.680 241.920 764.640 322.560} 48 of 65 Thread : 3
VERIFY DRC ..... Thread : 2 finished.
VERIFY DRC ..... Thread : 6 finished.
VERIFY DRC ..... Sub-Area: {594.720 322.560 679.680 400.000} 60 of 65 Thread : 7
VERIFY DRC ..... Thread : 7 finished.
VERIFY DRC ..... Sub-Area: {594.720 161.280 679.680 241.920} 34 of 65 Thread : 3
VERIFY DRC ..... Thread : 3 finished.
```


Verification Complete : 0 Viols.

*** End Verify DRC (CPU: 0:00:04.5 ELAPSED TIME: 1.00 MEM: 2.0M) ***

```
innovus 1> win
innovus 2> □
```



LAYOUT FINISHING (GDS OUT)



- Routed .def to merged .gds accomplished using **Magic**
- Generous collaboration from Tim Edwards of **efabless.com**

LOOKING TOWARD OPENROAD V1.0 (JULY 2020)

- EDA industry learning curve: architecture of synthesis, place & route
 - 1980s: file-based integration **tool chain** (“Alpha”, July 2019)
 - 2000s: tightly coupled algorithms on a shared incremental substrate
tight integration (v1.0, July 2020) → implies first-ever shared DB layer in permissive open source!
- Critical foundations: architecture, devops, database, CAE/PE
 - Tom Spyrou: Well known EDA system architect, OpenAccess database, PrimeTime
 - *Full-time in San Diego; chief architect / technical project manager*
 - Lukas van Ginneken: Magma co-founder, synthesis and optimization
 - James Cherry: Pearl and Parallax static timing engines




WEBSITE: THEOPENROADPROJECT.ORG



GITHUB.COM/THE-OPENROAD-PROJECT

GitHub, Inc. [US] | https://github.com/The-OpenROAD-Project

🔍 ☆ 📄 🗨️ 🔄 📅 🌐



Search or jump to...


/


Pull requests


Issues

Marketplace

Explore


 +





The OpenROAD Project

OpenROAD seeks to develop and foster an autonomous, 24-hour, open-source layout generation flow (RTL-to-GDS).

 https://theopenroadproject.org/

Repositories 38

Packages


People 28

Teams 5



Settings


Pinned repositories

Customize pinned repositories


 **alpha-release**

Builds, flow and designs for the alpha release

 Verilog  1

 **docs**

OpenROAD Documentation

 Python ★ 1

Find a repository...



Type: All

Language: All





New


alpha-release

Builds, flow and designs for the alpha release

 Verilog  1 ★ 0 ⓘ 0 Updated 1 hour ago

Top languages

 C++  Shell  C  Verilog

 Python

THEOPENROADPROJECT.ORG/OUR-TEAM/




ANDREW KAHNG*

UC San Diego



**CHUNG-KUAN
CHENG**

UC San Diego




LAWRENCE SAUL

UC San Diego



**MATTEO
COLTELLA***

Arm



PAUL PENZES*

Qualcomm



SHERIEF REDA*

Brown University




DAVID BLAAUW

U. Michigan



**DENNIS
SYLVESTER***

U. Michigan



**RONALD
DRESLINSKI**

U. Michigan



**SACHIN
SAPATNEKAR***

U. Minnesota




CARL SECHEN*

UT Dallas



BILL SWARTZ

UT Dallas



ERI ELECTRONICS RESURGENCE INITIATIVE

S U M M I T

2019 | Detroit, MI | **July 15 - 17**